

10/567011

IAP9 Rec'd PCT/PTO J1 FEB 2006

ENGLISH
TRANSLATION OF
OF INTERNATIONAL
APPLICATION AS FILED

MULTILAYER CAPACITOR AND METHOD OF MANUFACTURING THE SAME

Technical Field

The present invention relates to a multilayer capacitor and a method of manufacturing the multilayer capacitor. More particularly, the present invention relates to an improvement in the structure of an internal electrode in the multilayer capacitor.

Background Art

An equivalent circuit of a capacitor is represented by a circuit having C, L, and R connected in series, where the capacitance of the capacitor is denoted by C, an equivalent series inductance (ESL) is denoted by L, and an equivalent series resistance (ESR) is denoted by R.

The resonant frequency (f_0) of this equivalent circuit is equal to $1/[2\pi \times (L \times C)^{1/2}]$ and the equivalent circuit does not function as a capacitor in a frequency band higher than this resonant frequency. In other words, decreasing the value of L, or ESL increases the resonant frequency and, therefore, the equivalent circuit functions as a capacitor in a higher frequency band.

For example, a decoupling capacitor, which is used in a frequency range of MHz and GHz in a power supply circuit that supplies power to the chip of a micro processing unit (MPU) of, for example, a workstation or a personal computer, requires a capacitor having a lower ESL. For example, a multi-terminal capacitor 1 shown in Fig. 12 is known as a capacitor having a lower ESL, suitable to such an application (for example, refer to Patent Document 1).

Fig. 12 is a plan view schematically showing the multi-terminal capacitor 1.

The multi-terminal capacitor 1 has a rectangular prismatic main

body 2. First external terminal electrodes 4 and second external terminal electrodes 5, having different polarities, are alternately arranged on a side face 3 of the main body 2. In order to clearly distinguish between the first external terminal electrodes 4 and the second external terminal electrodes 5 in Fig. 12, the first external terminal electrodes are shown by solid rectangles and the second external terminal electrodes 5 are shown by outline rectangles.

At least one pair of first and second internal electrodes (not shown) that are opposed to each other so as to form electrostatic capacitance is provided in the main body 2. The first external terminal electrodes 4 described above are electrically connected to the first internal electrode and the second external terminal electrodes 5 described above are electrically connected to the second internal electrode.

When current flows from the first external terminal electrodes 4 to the second external terminal electrodes 5, for example, as shown by arrows in Fig. 12, in this structure, magnetic fluxes are generated whose directions are determined in accordance with the direction of the current to produce self inductance components. Since the magnetic fluxes in different directions exist in a part in which currents having different directions flow, for example, in a part surrounded by a circle 6 shown by a broken circle, the magnetic fluxes are offset, resulting in a reduction in the magnetic fluxes. Accordingly, it is possible to decrease the ESL.

The decoupling capacitor in a power supply circuit that supplies power to the chip of the MPU of, for example, a personal computer is used for noise absorption and for smoothing against a variation in the power supply.

Fig. 13 is a block diagram schematically showing an example of the structure in which an MPU is connected to a power supply unit.

An MPU 11 includes an MPU chip 12 and a memory 13. A power supply

unit 14 supplies power to the MPU chip 12, and a decoupling capacitor 15 is connected to the circuit between the power supply unit 14 and the MPU chip 12.

When, for example, a multilayer ceramic capacitor is used in an application, such as the decoupling capacitor described above, there is a problem in that it is difficult for the multilayer ceramic capacitor to stably operate in a higher frequency band because the multilayer ceramic capacitor is characterized by having a capacitance variation of several percent and temperature characteristics. Hence, multiple multilayer ceramic capacitors having different capacitances are connected to each other in parallel to yield a required impedance in a wider frequency band.

However, the multilayer ceramic capacitor has sharp impedance characteristics because it has a high Q and, therefore, the peak tends to rise in a part where the impedance characteristics of the multiple multilayer ceramic capacitors are combined. This rise will be specifically described with reference to Fig. 14.

Fig. 14 includes graphs showing impedance characteristics in a case where multiple ceramic capacitors having different capacitances are connected to each other in parallel. Fig. 14(a) shows the respective impedance characteristics of a multilayer ceramic capacitor having a capacitance of 0.1 μF , a multilayer ceramic capacitor having a capacitance of 1 μF , and a multilayer ceramic capacitor having a capacitance of 10 μF . Fig. 14(b) shows combined impedance characteristics when these three multilayer ceramic capacitors are connected to each other in parallel.

As shown in Fig. 14(a), the multilayer ceramic capacitors have sharp impedance characteristics. Accordingly, the peaks rise in parts where the impedance characteristics are combined to increase the impedance. As a result, there is a problem in that it is not possible to sufficiently reduce the noise in such a frequency band.

In order to resolve this problem to decrease the difference between the peaks and valleys in parts where the impedance characteristics are combined and to yield flat impedance characteristics, as shown by a broken line in Fig. 14(b), it is necessary to connect a resistor to the capacitors in series. In other words, connecting the resistor to the capacitors in series allows the Q to be reduced to lower the peaks in the parts where the impedance characteristics are combined, as shown by the broken line in Fig. 14(b).

However, if the resistance of the resistor connected in series is too high, the valleys rise, that is, the impedance increases while flat impedance characteristics can be yielded and, therefore, it is not possible to yield required noise absorption characteristics.

In order to inhibit the whole impedance characteristics from becoming too high while maintaining the flatness, a resistor having a minor resistance of, for example, one hundred and several tens $m\Omega$ to several hundreds $m\Omega$ is required.

However, since it is difficult to mount a resistor having such a minor resistance as a part separated from the capacitor and the number of parts is increased, an increased resistance of the capacitor itself, that is, an increased ESR is considered.

It is sufficient to increase the resistance of the internal electrodes in order to increase the ESR of the multilayer ceramic capacitor, so that methods of (1) using a metal having a higher resistivity as the internal electrodes, (2) decreasing the number of layers of the internal electrodes, (3) reducing the coverage of the internal electrodes, and so on are considered. However, since the characteristics of the capacitances etc. are greatly varied in adoption of such methods, there is a limit to yield a resistance of one hundred and several tens $m\Omega$ to several hundreds $m\Omega$ only by these methods.

Narrowing extended portions of the internal electrodes in the multilayer ceramic capacitor having a general structure to increase the ESR is known (for example, refer to Patent Document 2).

As described in Patent Document 2, decreasing the width of the extended portions of the internal electrodes to increase the ESR does not require a resistance to be provided as a part separated from the capacitor and does not have a greater impact on the characteristics such as the capacitance value, so that the decreased width of the extended portions of the internal electrodes can be valued as superior means for increasing the ESR.

However, when such means for increasing the ESR is applied to the multi-terminal capacitor described in, for example, Patent Document 1, further decreasing the small width of the extended portions of the internal electrodes in the multi-terminal capacitor can cause the electrodes to be cut in firing. Accordingly, particularly in the multi-terminal capacitor, there is a limit to provide parts having smaller width in the extended portions of the internal electrode and to further decrease the width of the parts having the smaller width. Consequently, it is difficult to yield a resistance of, for example, one hundred and several tens $m\Omega$ to several hundreds $m\Omega$.

Patent Document 1: Japanese Unexamined Patent Application Publication No. 11-144996 (Figs. 1 and 18)

Patent Document 2: Japanese Utility Model Publication No. 63-36677

Disclosure of Invention

Problems to be Solved by the Invention

It is an object of the present invention to provide a multilayer capacitor that is capable of resolving the above problems and that has means for increasing the ESR and a method of manufacturing the multilayer capacitor.

Means for Solving the Problems

The present invention is directed to a multilayer capacitor including a main body that is a rectangular prism having two main surfaces opposed to each other and four side faces connecting the main surfaces to each other, that has a layered structure, and that includes a plurality of dielectric layers that extends in the direction in which the main surfaces extend and that is layered on top of one another and at least one pair of first and second internal electrodes that are provided along certain boundary faces between the dielectric layers and that are opposed to each other so as to form electrostatic capacitance; and first and second external terminal electrodes formed on an external surface of the main body so as to be electrically connected to the first and second internal electrodes, respectively.

In this multilayer capacitor, each of the first and second internal electrodes has a capacitance generating portion functioning so as to form the electrostatic capacitance, a terminal connecting portion connected to the external terminal electrode, and an extended portion connecting the capacitance generating portion to the terminal connecting portion. In order to resolve the technical problems described above, the extended portion of at least one of the internal electrodes is characterized by being curved in the direction of its thickness.

The multilayer capacitor according to the present invention preferably further includes a dummy electrode formed so as to be layered on the terminal connecting portion of the internal electrode by a manufacturing method described below.

The extended portion curved in the direction of its thickness is preferably narrower than the capacitance generating portion and the terminal connecting portion.

The extended portion curved in the direction of its thickness is preferably thinner than the capacitance generating portion and the

terminal connecting portion.

At least one pair of the internal electrodes in the multilayer capacitor according to the present invention is preferably provided near the main surface of the main body, opposing a mounting surface.

The present invention is advantageously applicable to a multi-terminal capacitor, that is, to a multilayer capacitor in which the first and second external terminal electrodes are alternately arranged along a certain side face of the main body.

The present invention is also directed to a method of manufacturing the multilayer capacitor described above. The multilayer capacitor includes a main body that is a rectangular prism having two main surfaces opposed to each other and four side faces connecting the main surfaces to each other, that has a layered structure, and that includes a plurality of dielectric layers that extends in the direction in which the main surfaces extend and that is layered on top of one another and at least one pair of first and second internal electrodes that are provided along certain boundary faces between the dielectric layers and that are opposed to each other so as to form electrostatic capacitance; and first and second external terminal electrodes formed on an external surface of the main body so as to be electrically connected to the first and second internal electrodes, respectively. Each of the first and second internal electrodes has a capacitance generating portion functioning so as to form the electrostatic capacitance, a terminal connecting portion connected to the external terminal electrode, and an extended portion connecting the capacitance generating portion to the terminal connecting portion. The extended portion of at least one of the internal electrodes is curved in the direction of its thickness.

The method of manufacturing the multilayer capacitor, according to the present invention, includes steps of preparing a plurality of ceramic green sheets, which serves as the dielectric layers; forming

the internal electrode on the ceramic green sheet; forming a dummy electrode on the ceramic green sheet so as to be overlapped on the terminal connecting portion of the internal electrode; layering and pressing the plurality of ceramic green sheets in order to yield the main body in a raw state; and firing the main body in the raw state.

The step of layering and pressing the ceramic green sheets is characterized by including a step of pressing part of the ceramic green sheets provided between the capacitance generating portions of the internal electrodes and between the terminal connecting portion and the dummy electrode so as to flex toward the extended portion of the internal electrode to curve the extended portion in the direction of its thickness.

In the method of manufacturing the multilayer capacitor, according to the present invention, the step of forming the dummy electrode preferably includes a step of forming the dummy electrode on the ceramic green sheet having no internal electrode formed thereon. In this case, the step of layering and pressing the ceramic green sheets preferably includes a step of layering and preliminarily pressing the ceramic green sheet having the dummy electrode formed thereon but having no internal electrode formed thereon to flex part of the ceramic green sheet and to curve the inner edge of the dummy electrode in the layering direction and a step of layering and preliminarily pressing the ceramic green sheet having the internal electrode formed thereon to curve the extended portion in the direction of its thickness along the curvature of the inner edge of the dummy electrode.

In the preferable aspects described above, the step of forming the dummy electrode preferably further includes a step of forming the dummy electrode on the ceramic green sheet having the internal electrode formed thereon.

Advantages of the Invention

According to the multilayer capacitor according to the present

invention, since the extended portion of at least one of the internal electrodes is curved in the direction of its thickness, the effective length of the extended portion can be increased. Accordingly, it is possible to increase the ESR with a minor resistance of, for example, one hundred and several tens $m\Omega$ to several hundreds $m\Omega$ without greatly decreasing the width of the extended portion and, therefore, resolving the problems, such as the electrode that is cut.

Consequently, the multilayer capacitor according to the present invention contributes to providing flat impedance characteristics and can be advantageously used as a decoupling capacitor for noise absorption and for smoothing against a variation in the power supply in, for example, an MPU.

Further providing the dummy electrode formed so as to be layered on the terminal connecting portion of the internal electrode can improve the reliability of the connection between the internal electrode and the external terminal electrode.

Making the extended portion curved in the direction of its thickness narrower than the capacitance generating portion and the terminal connecting portion or making the extended portion curved in the direction of its thickness thinner than the capacitance generating portion and the terminal connecting portion can easily increase the ESR.

Providing at least one pair of the internal electrodes near the main surface of the main body, opposing the mounting surface, decreases a minimum current loop formed between the first and second external terminal electrodes to contribute to decreasing the ESL. In addition, this reduces a stray capacitance formed between the multilayer capacitor and the mounting surface and prevents secondary resonance from being caused in a higher frequency band.

In the case of the multi-terminal capacitor in which the first and second external terminal electrodes are alternately arranged along a

certain side face of the main body, since the widths of the extended portions and the terminal connecting portions are originally small, there is a limit to further decrease the widths. Accordingly, curving the extended portion in the direction of its thickness to increase the ESR, as in the present invention, can be valued as means for effectively avoiding the electrode that is cut and so on.

According to the method of manufacturing the multilayer capacitor, according to the present invention, since the dummy electrode is formed to flex part of the ceramic green sheet in the pressing of the layered ceramic green sheet and to curve the extended portion in the direction of its thickness, no special process for curving the extended portion is required, thus efficiently manufacturing the multilayer capacitor described above, according to the present invention.

In the method of manufacturing the multilayer capacitor, according to the present invention, forming the dummy electrode on the ceramic green sheet having no internal electrode formed thereon and layering and preliminarily pressing the ceramic green sheet having the dummy electrode formed thereon but having no internal electrode formed thereon to curve the inner edge of the dummy electrode in the layering direction and, then, layering and preliminarily pressing the ceramic green sheet having the internal electrode formed thereon to curve the extended portion in the direction of its thickness along the curvature of the inner edge of the dummy electrode can surely provide the curvature of the extended portion.

In the above case, forming the dummy electrode also on the ceramic green sheet having the internal electrode formed thereon causes more flexure of the ceramic green sheets in the pressing. As a result, it is possible to curve the extended portion to a greater extent.

Brief Description of the Drawings

[Fig. 1] Fig. 1 is an external view of a multi-terminal capacitor 21 according to a first embodiment of the present invention.

[Fig. 2] Fig. 2 includes plan views showing the internal structure of the multi-terminal capacitor 21 shown in Fig. 1, and Figs. 2(a) to 2(d) show different cross sections.

[Fig. 3] Fig. 3 is an enlarged plan view of part of a first internal electrode 30 shown in Fig. 2(b).

[Fig. 4] Fig. 4 is an enlarged cross-sectional front view showing part of the internal structure of the multi-terminal capacitor 21 shown in Fig. 1.

[Fig. 5] Fig. 5 is a cross-sectional view showing a state during a process of layering and pressing ceramic green sheets in order to manufacture the multi-terminal capacitor 21 shown in Fig. 1.

[Fig. 6] Fig. 6 includes diagrams corresponding to Figs. 2(b) and 2(c), according to a second embodiment of the present invention.

[Fig. 7] Fig. 7 is a diagram corresponding to Fig. 4, for illustrating the second embodiment in Fig. 6.

[Fig. 8] Fig. 8 is a cross-sectional front view showing a multilayer capacitor 61 for illustrating a first embodiment relating to the arrangement of internal electrodes.

[Fig. 9] Fig. 9 is a cross-sectional front view showing a multilayer capacitor 62 for illustrating a second embodiment relating to the arrangement of the internal electrodes.

[Fig. 10] Fig. 10 is a cross-sectional front view showing a multilayer capacitor 63 for illustrating a third embodiment relating to the arrangement of the internal electrodes.

[Fig. 11] Fig. 11 is a cross-sectional front view showing a multilayer capacitor 64 for illustrating a fourth embodiment relating to the arrangement of the internal electrodes.

[Fig. 12] Fig. 12 is a plan view schematically showing a multi-terminal capacitor 1 to which the present invention is applicable.

[Fig. 13] Fig. 13 is a block diagram schematically showing an example of the structure in which an MPU including a decoupling capacitor 15, which is a typical application of the multi-terminal capacitor 1 shown in Fig. 12, is connected to a power supply unit.

[Fig. 14] Fig. 14 includes graphs showing impedance characteristics in a case where multiple ceramic capacitors having different capacitances are connected to each other in parallel, Fig. 14(a) shows the respective impedance characteristics of the multiple ceramic capacitors, and Fig. 14(b) shows combined impedance characteristics when these ceramic capacitors are connected to each other in parallel.

Reference Numerals

- 21, 52 multi-terminal capacitor (multilayer capacitor)
- 22, 23 main surface
- 24 to 27 side face
- 28 main body
- 29 dielectric layer
- 30, 31 internal electrode
- 32, 33 external terminal electrode
- 34, 37 capacitance generating portion
- 35, 38 terminal connecting portion
- 36, 39 extended portion
- 41, 42, 53 dummy electrode
- 43 to 45, 54 arrow showing flexure of ceramic green sheet
- 46, 47 press die
- 48, 49, 51 ceramic green sheet
- 61 to 64 multilayer capacitor
- 65 mounting surface

Best Mode for Carrying Out the Invention

Preferred embodiments of a multi-terminal capacitor, which is an

example of a multilayer capacitor, will be described.

A first embodiment of the present invention will be described with reference to Figs. 1 to 5. Fig. 1 is an external view of a multi-terminal capacitor 21. Fig. 2 includes plan views showing the internal structure of the multi-terminal capacitor 21. Figs. 2(a) to (d) show different cross sections of the multi-terminal capacitor 21.

The multi-terminal capacitor 21 has a rectangular prismatic main body 28 including two main surfaces 22 and 23 opposed to each other and four side faces 24, 25, 26, and 27 connecting the main surface 22 to the main surface 23, as shown in the external view in Fig. 1.

The main body 28 has a layered structure and includes a plurality of dielectric layers 29 that extends in the direction in which the main surfaces 22 and 23 extend and that is layered on top of one another and at least one pair of first and second internal electrodes 30 and 31 that are provided along certain boundary faces between the dielectric layers 29 and that are opposed to each other so as to form electrostatic capacitance. Each of the dielectric layers 29 is made of, for example, a ceramic dielectric body.

A cross section through which the first internal electrode 30 extends is shown in Fig. 2(b) and a cross section through which the second internal electrode 31 extends is shown in Fig. 2(c).

Specifically, as shown in Figs. 1 and 2, first and second external terminal electrodes 32 and 33 are formed on the external surfaces of the main body 28 so as to extend from the main surface 22 to the main surface 23 along the side face 24 or 26 opposed to each other. More particularly, two pairs of the first and second external terminal electrodes 32 and 33 are alternately arranged along the side face 24 and two pairs of the first and second external terminal electrodes 32 and 33 are alternately arranged along the side face 26.

The first and second external terminal electrodes 32 and 33 are electrically connected to the first and second internal electrodes 30

and 31, respectively. This electrical connection will now be described in detail.

The first internal electrode 30 has a capacitance generating portion 34 functioning so as to form the electrostatic capacitance, terminal connecting portions 35 connected to the first external terminal electrodes 32, and extended portions 36 connecting the capacitance generating portion 34 to the terminal connecting portions 35, as shown in Fig. 2(b). Fig. 3 is an enlarged view of part of the first internal electrode 30, that is, of one of the terminal connecting portions 35 and the corresponding extended portion 36.

The second internal electrode 31 has a capacitance generating portion 37 that is opposed to the capacitance generating portion 34 of the first internal electrode 30 and that functions so as to form the electrostatic capacitance, terminal connecting portions 38 connected to the second external terminal electrodes 33, and extended portions 39 connecting the capacitance generating portion 37 to the terminal connecting portions 38, as shown in Fig. 2(c).

The extended portions 36 described above are narrower than the capacitance generating portion 34 and the terminal connecting portions 35, and the extended portions 39 described above are narrower than the capacitance generating portion 37 and the terminal connecting portions 38. In addition, the extended portions 36 and 39 are curved in the direction of their thickness. One of the curved extended portions 36 of the first internal electrode 30 is shown in Fig. 4. Fig. 4 is an enlarged cross-sectional front view showing part of the internal structure of the multi-terminal capacitor 21. Referring to Fig. 4, the extended portion 36 of the first internal electrode 30 is within a range 40 shown by a double sided arrow.

The multi-terminal capacitor 21 has dummy electrodes 41 and 42. The dummy electrodes 41 are formed so as to be layered on the terminal connecting portions 35 of the first internal electrode 30, and the

dummy electrodes 42 are formed so as to be layered on the terminal connecting portions 38 of the second internal electrode 31. According to this embodiment, the dummy electrodes 41 are formed so as to extend toward positions opposed to the lengthwise intermediate parts of the extended portions 36 of the first internal electrode 30, and the dummy electrodes 42 are formed so as to extend toward positions opposed to the lengthwise intermediate parts of the extended portions 39 of the second internal electrode 31.

The dummy electrodes 41 are provided above the internal electrodes 30 and 31 and are formed along boundary faces between the dielectric layers 29 having no internal electrodes formed thereon, as shown in Figs. 2 and 4. In contrast, the dummy electrodes 42 are provided below the internal electrodes 30 and 31 and are formed along boundary faces between the dielectric layers 29 having no internal electrodes formed thereon, as shown in Figs. 2(d) and 4.

A method of manufacturing the multi-terminal capacitor 21 described above will now be described.

First, a plurality of ceramic green sheets, which serves as the dielectric layers 29, is prepared.

Next, the dummy electrodes 41 shown in Fig. 2(a) are formed on a certain ceramic green sheet, the first internal electrode 30 shown in Fig. 2(b) is formed on another ceramic green sheet, the second internal electrode 31 shown in Fig. 2(c) is formed on another ceramic green sheet, and the dummy electrodes 42 shown in Fig. 2(d) are formed on another ceramic green sheet. The dummy electrodes 41 and 42 and the internal electrodes 30 and 31 are formed by printing conductive pastes on the ceramic green sheets.

Next, the plurality of ceramic green sheets are layered in a certain order and pressed in the layering direction in order to yield the main body 28 in a raw state. Cutting is subsequently performed, if required.

Fig. 4 shows a state after firing in which the ceramic green sheets are sintered to form the dielectric layers 29. Flexure of the ceramic green sheets corresponding to the dielectric layers 29 is shown by arrows in Fig. 4.

In the process of pressing the ceramic green sheets layered in the manner described above, part of the ceramic green sheets flex from parts where the internal electrodes 30 and 31 and the dummy electrodes 41 and 42 are overlapped on the ceramic green sheets to parts where the internal electrodes 30 and 31 and the dummy electrodes 41 and 42 are not overlapped thereon due to the thicknesses of the internal electrodes 30 and 31 and the dummy electrodes 41 and 42.

Specifically, part of the ceramic green sheets provided between the capacitance generating portion 34 of the internal electrodes 30 and the capacitance generating portion 37 of the internal electrode 31 flex toward the extended portions 36 of the internal electrode 30 and the extended portions 39 of the internal electrode 31, as shown by arrows 43. Part of the ceramic green sheets provided between the terminal connecting portions 35 and 38 of the internal electrodes 30 and 31 and the dummy electrodes 41 and 42 flex toward the extended portions 36 of the internal electrode 30 and the extended portions 39 of the internal electrode 31, as shown by arrows 44 and 45. The flexure acts so as to curve the extended portions 36 and 39 in the direction of their thickness, as described above.

In order to surely curve the extended portions 36 and 39, it is preferable to adopt the following method.

Fig. 5 shows a state during the process of layering and pressing the ceramic green sheets. Part of an upper press die 46 and part of a lower press die 47 are shown in Fig. 5.

As shown in Fig. 5, some ceramic green sheets 48 having no internal electrode and no dummy electrodes formed thereon are layered and, then, some ceramic green sheets 49 having the dummy electrodes 42

formed thereon are layered. Bringing the upper press die 46 close to the lower press die 47 at this stage causes the ceramic green sheets 48 and 49 to be preliminarily pressed against each other.

Although steps due to the thicknesses of the dummy electrodes 42 exist, part of the ceramic green sheets 48 and 49 flex in a direction of reducing the steps, as shown by arrows 50, in the above pressing. As a result, the inner edges of the dummy electrodes 42 are curved in the layering direction. The arrows 50 correspond to the arrows 45 in Fig. 4.

Next, ceramic green sheets 51 having the second internal electrode 31 formed thereon and ceramic green sheet 51 having the first internal electrode 30 formed thereon are alternately layered, and are preliminarily pressed with the upper press die 46 and the lower press die 47. This pressing curves the extended portions 36 of the internal electrode 30 and the extended portions 39 of the internal electrode 31 in the direction of their thickness along the curvature of the inner edges of the dummy electrodes 42 described above. The curvature of the extended portions 36 of the first internal electrode 30, shown in Fig. 4, is given by the above process.

Since the thicknesses of the capacitance forming unit 34 of the internal electrode 30 and the capacitance forming unit 37 of the internal electrode 31 are superimposed on the thicknesses of the dummy electrodes 41 and 42 after the process of further layering and pressing the ceramic green sheets 50 having the internal electrode 30 or 31 formed thereon and the process of layering and pressing the ceramic green sheets having the dummy electrodes 41 formed thereon are performed, the curvature of the extended portions 36 and 39, described above, is increased.

When the extended portions 36 and 39 are curved in the manner described above, the extended portions 36 and 39 are thinner than the capacitance generating portions 34 and 37 and the terminal connecting

portions 35 and 38. This contributes an increase in the ESR.

Next, the row main body 28 manufactured in the manner described above is fired to provide the main body 28 for the multi-terminal capacitor 21. The first and second external terminal electrodes 32 and 33 are formed on the external surface of the main body 28 by baking, for example, the conductive paste and the multi-terminal capacitor 21 is brought to completion.

Experiment examples performed according to the embodiments described above in order to confirm the effect of the present invention will now be described.

In these experiment examples, multi-terminal capacitors each having the appearance shown in Fig. 1 are manufactured according to Samples 1 to 6 shown in Table 1. Each of the multi-terminal capacitors has eight external terminal electrodes and is designed so as to have an electrostatic capacitance of 0.047 μF .

[Table 1]

Sample No.	Dummy Electrode	Narrow Extended Portion	Curvature of Extended Portion	Thickness of Internal Electrode	
				0.65 μm	0.85 μm
1	Above and below	Present	Large	150 $\text{m}\Omega$	135 $\text{m}\Omega$
2	Above and below	Absent	Small	100 $\text{m}\Omega$	75 $\text{m}\Omega$
3	None	Present	Middle	125 $\text{m}\Omega$	100 $\text{m}\Omega$
4	None	Absent	Minor	90 $\text{m}\Omega$	65 $\text{m}\Omega$
5	Only above	Present	Middle	130 $\text{m}\Omega$	110 $\text{m}\Omega$
6	Only below	Present	Middle	135 $\text{m}\Omega$	125 $\text{m}\Omega$
7	None	Absent	None	85 $\text{m}\Omega$	61 $\text{m}\Omega$

In order to yield the main body of the multi-terminal capacitor, in Sample 1, the internal electrodes and the dummy electrodes were formed on ceramic green sheets by screen printing by using a conductive paste containing nickel. Six ceramic green sheets having the internal electrodes formed thereon were layered, five ceramic

green sheets having the dummy electrodes formed thereon were layered both above and below the ceramic green sheets having the internal electrodes formed thereon, and a plurality of ceramic green sheets having no internal electrodes and no dummy electrodes formed thereon was layered both above and below the ceramic green sheets having the dummy electrodes formed thereon. The ceramic green sheets were pressed in the layering direction and fired to yield the main body of the multi-terminal capacitor, having dimensions of 2.0 mm × 1.25 mm × 0.55 mm.

In order to yield the main body of the multi-terminal capacitor according to Sample 1, the terminal connecting portions of the internal electrodes had a width of 150 μm in application, and the extended portions had a width of 80 μm and a length of 100 μm in the application. As shown in the column "Thickness of Internal Electrode" in Table 1, two kinds of internal electrodes having an application thickness of 0.65 μm and having an application thickness of 0.85 μm were manufactured.

As shown in Table 1, the main body of the multi-terminal capacitor according to Sample 2 differs from that according to Sample 1 in that the internal electrodes did not have the narrow extended portions. The main body of the multi-terminal capacitor according to Sample 3 differs from that according to Sample 1 in that the main body did not have the dummy electrodes. The main body of the multi-terminal capacitor according to Sample 4 differs from that according to Sample 1 in that the main body did not have the dummy electrodes and the internal electrodes did not have the narrow extended portions. The main body of the multi-terminal capacitor according to Sample 5 differs from that according to Sample 1 in that the main body had the dummy electrodes only above the layered internal electrode. The main body of the multi-terminal capacitor according to Sample 6 differs from that according to Sample 1 in that the main body had the dummy

electrodes only below the layered internal electrode. The main body of the multi-terminal capacitor according to Sample 7 differs from that according to Sample 1 in that the main body did not have the dummy electrodes and the internal electrodes did not have the narrow extended portions. In addition, the extended portions according to Samples 1 to 6 were curved, whereas the extended portions according to Sample 7 were not curved.

In the baking for yielding the main body of the multi-terminal capacitor, the oxygen concentration was adjusted to set the coverage of the internal electrodes to a value of 65% or more without evaporation of the internal electrodes.

A barrel pot was filled with the main body of the multi-terminal capacitor according to each sample, a barrel medium, and purified water, and grinding was performed by the use of a centrifugal barrel finishing machine such that the terminal connecting portions of the internal electrodes were surely exposed on the side faces of the main body of the multi-terminal capacitor.

Then, in order to form the external terminal electrodes electrically connected to the terminal connecting portions of the internal electrodes, a conductive paste containing copper was applied to predetermined positions on the side faces of the main body of the multi-terminal capacitor and the applied conductive paste was baked by the use of a continuous furnace. Furthermore, nickel plating having a thickness of about 2 μm was applied on the surfaces of the external terminal electrodes, and tin plating having a thickness of about 4 μm was applied on the nickel plating.

The ESRs of the multi-terminal capacitors according to the samples, manufactured in the manner described above, were measured. The results are shown in the columns below the column for "Thickness of Internal Electrode" in Table 1. In addition, the electrostatic capacitances of the multi-terminal capacitors according to the samples

were measured. The multi-terminal capacitors having measured values of the electrostatic capacitance, which are 90% or less of a planned value of 0.047 μF , were classified into bad ones and the incidence of the bad ones was calculated. The results are shown in columns below a column for "Thickness of Internal Electrode" in Table 2. [Table 2]

Sample No.	Thickness of Internal Electrode	
	0.65 μm	0.85 μm
1	0%	0%
2	0%	0%
3	3.1%	0.6%
4	3.5%	0.5%
5	0%	0%
6	0%	0%

As apparent from Table 1, on the assumption that a desired ESR value is 150 $\text{m}\Omega$, this desired value can be achieved if the thickness of the internal electrodes according to Sample 1 is set to 0.65 μm . In addition, an ESR value exceeding 100 $\text{m}\Omega$ can be achieved also if the thickness of the internal electrodes according to Sample 1 is set to 0.85 μm and also in Samples 5 and 6.

In comparison of Sample 4 to Sample 7, Sample 4 manufactured such that the extended portions are curved by increasing the pressure in the pressing of the ceramic green sheets had ESR values slightly higher than those of Sample 7.

In comparison between Samples 1 to 7, higher ESR values were achieved in the ascending order of Samples 7, 4, 2, 3, 5, 6, and 1. This means that higher curvatures of the extended portions of the internal electrodes were achieved in the ascending order of Samples 7, 4, 2, 3, 5, 6, and 1 and, therefore, longer effective lengths of the extended portions were achieved in the same ascending order.

In comparison between Samples 1, 5, and 6, higher ESR values were achieved in the ascending order of 5, 6, and 1. This comparison shows that higher ESR values can be achieved in the case where the dummy electrodes are formed only below the layered internal electrodes, compared with the case where the dummy electrodes are formed only

above the layered internal electrodes, and that the highest ESR values can be achieved in the case where the dummy electrodes are formed both above and below the layered internal electrodes.

Referring to Table 2, in comparison of Samples 1, 2, 5, and 6 having the dummy electrodes to Samples 3 and 4 having no dummy electrodes, the formation of the dummy electrodes improve the reliability of the electrical connection between the internal electrodes and the external electrodes to inhibit failures including lack of the electrostatic capacitance from occurring.

Figs. 6 and 7 illustrate a second embodiment of the present invention. Fig. 6 corresponds to Fig. 2 and, specifically, Fig. 6(a) corresponds to Fig. 2(b) and Fig. 6(b) corresponds to Fig. 2(c). Fig. 7 corresponds to Fig. 4. The same reference numerals are used in Figs. 6 and 7 to identify the same elements components shown in Figs. 2 and 4. A detailed description is omitted herein.

A multi-terminal capacitor 52 according to the second embodiment is characterized in that dummy electrodes 53 are formed on the ceramic green sheets having the internal electrodes 30 and 31 formed thereon.

According to the second embodiment, as shown in Fig. 7, the ceramic green sheets flex in directions shown by arrows 54 due to the thicknesses of the dummy electrodes 53. The flexure of the ceramic green sheets in the directions shown by the arrows 54 increases the curvature of the extended portions 36 and 39 of the internal electrodes 30 and 31, respectively.

Figs. 8 to 11 illustrate various embodiments relating to the arrangement of the internal electrodes and are cross-sectional front views of multilayer capacitors. The same reference numerals are used in Figs. 8 to 11 to identify the same elements shown in, for example, Figs. 1 to 4. A detailed description is omitted herein. The curvature of the extended portions of the internal electrodes 30 and 31 is omitted in Figs. 8 to 11.

Since one of objectives of the multilayer capacitor according to the present invention is to increase the ESR, a smaller number of the internal electrodes are normally layered. Accordingly, as in a multilayer capacitor 61 shown in Fig. 8, the internal electrodes 30 and 31 are often provided in the middle parts in the layering direction of the main body 28. As a result, when the multilayer capacitor 61 is mounted on a mounting surface 65 shown by a long and short dashed line, a minimum current loop formed between the first and second external terminal electrodes 32 and 33 becomes relatively large to increase the ESL. In addition, a larger stray capacitance is formed between the multilayer capacitor 61 and the mounting surface 65 and, therefore, it is likely to cause secondary resonance in a higher frequency band.

The above problems can be resolved by adopting multilayer capacitors 62 to 64 shown in Figs. 9 to 11, respectively.

In the multilayer capacitor 62 in Fig. 9, all the internal electrodes 30 and 31 are provided near the main surface 23 of the main body 28, opposing the mounting surface 65.

In the multilayer capacitor 63 in Fig. 10, one pair of the first and second internal electrodes 30 and 31 is provided near the main surface 23 of the main body 28, opposing the mounting surface 65.

In the multilayer capacitor 64 in Fig. 11, one pair of the first and second internal electrodes 30 and 31 is provided near the main surface 23 of the main body 28, opposing the mounting surface 65, and another pair of the first and second internal electrodes 30 and 31 is provided near the main surface 22 of the main body 28. There is no need to consider the orientation of the multilayer capacitor 64 in the mounting thereof in Fig. 11.

According to the multilayer capacitors 62 to 64 shown in Figs. 9 to 11, the minimum current loop can be reduced in size. With regard to at least one pair of the internal electrodes for reducing in size

of the minimum current loop, the surfaces having the internal electrodes formed thereon are not necessarily required to be opposed to each other. The edges of the internal electrodes may be opposed to each other.

Although the present invention is mainly described above with respect to the multi-terminal capacitors, the present invention is not limited to the multi-terminal capacitor. The present invention is applicable to a multilayer capacitor having a general structure.

Although the extended portions 36 and 39 of the internal electrodes 30 and 31 are narrower than the capacitance generating portions 34 and 37 and the terminal connecting portions 35 and 38 in the above embodiments shown in the figures, the widths of the extended portions may be equal to the width of the capacitance generating portion, may be equal to the width of the terminal connecting portions, or may be equal to the widths of the capacitance generating portion and the terminal connecting portions. Furthermore, the extended portions may be wider than the capacitance generating portion, may be wider than the terminal connecting portions, or may be wider than the capacitance generating portion and the terminal connecting portions.